An efficient ternary serial adder based on carbon nanotube FETs  by Moaiyeri, Mohammad Hossein et al.
Full Length Article
An eﬃcient ternary serial adder based on carbon nanotube FETs
Mohammad Hossein Moaiyeri *, Molood Nasiri, Nooshin Khastoo
Nanotechnology and Quantum Computing Lab, Shahid Beheshti University, Tehran, Iran
A R T I C L E I N F O
Article history:
Received 8 May 2015
Received in revised form
10 July 2015
Accepted 28 July 2015
Available online 2 September 2015
Keywords:
Carbon nanotube FET
Multiple-valued logic
Ternary logic
Serial adder
A B S T R A C T
This paper presents an eﬃcient ternary serial adder for nanotechnology employing negative, positive and
standard ternary logics. Multiple-valued logic results in chips with more density, less complexity and
high-bandwidth data transfer. The unique properties of CNTFETs such as the capability of adapting the
desired threshold voltage by changing the diameters of the nanotubes and same carrier mobility for the
n-type and p-type devices play an important role in designing this circuit. The proposed design method
considerably reduces the number of required devices of a ternary serial adder. In addition, the results of
the simulations conducted using HSPICE with the Stanford comprehensive 32 nm CNTFET model, dem-
onstrate improvements in termsof speed andpower-delayproduct as compared to the cutting-edgeCNTFET-
based ternary designs.
Copyright © 2015, The Authors. Production and hosting by Elsevier B.V. on behalf of Karabuk
University. This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/
licenses/by-nc-nd/4.0/).
1. Introduction
Complementary metal oxide semiconductor (CMOS) is the main
technology of the past decades that provides the satisfactory di-
mension scaling in order to achieve energy-eﬃcient and high-
density very large scale integration (VLSI) circuits [1]. However,
scaling down the feature size of CMOS devices in nanometer regime
results in challenges such as short-channel effects and reduced gate
control. These problems can obstruct the consecutive dimension
scaling of the CMOS technology and consequently reduces its ap-
propriateness for the prospect high-speed, energy-eﬃcient high-
density applications [2]. Basic limitations of CMOS technology and
expectations of Moore’s law have prompted scientists to ﬁnd a con-
venient alternative for this apparatus.
In order to overcome the aforementioned limitations, research-
ers try to develop other nanotechnologies such as silicon nanowire
transistors, single electron transistor (SET), quantum-dot cellular au-
tomata (QCA) and carbon nanotube ﬁeld effect transistors (CNTFET)
[1–4]. Due to the remarkable properties of CNTFET, it seems to be
a promising successor for CMOS among the various introduced al-
ternatives. The similarities between the substructure of the
conventional MOSFET and CNTFET make CNTFET a more feasible
nanodevice for use in the structures designed based on CMOS
without making anymajor changes. Moreover, because of the unique
one-dimensional band structure of CNTFET, which suppresses back-
scattering and causes near-ballistic operation, CNTFET represents
a very high-speed operation [5]. Considering higher performance,
higher carrier velocity, higher transconductance and lower power
consumption, CNTFET signiﬁcantly illustrates greater perfor-
mance than conventional CMOS transistors.
On the other hand, unlike the binary logic, there are more than
two authorized logic levels in MVL systems so logical and arith-
metic operations can be performed on more than two logic values.
As a result, in MVL many logical and arithmetic operations could
be executed with higher speed and smaller number of computa-
tion stages [5]. In addition, the most suitable method for designing
voltage-mode MVL circuits is multiple-threshold (multi-Vt) design
method and the desired threshold voltage can be achieved by setting
the diameters of the nanotubes in CNTFET devices [4–7]. Consid-
ering the fact that in a typical binary VLSI chip almost 70% of the
chip area is dedicated to the interconnects, 20% to the insulation,
and just 10% to the device itself, it is not irrational to claim that di-
minished space on VLSI chips restricts the performance of binary
logic [8]. Multiple-value logic can lead to increased data process-
ing capability per unit area, reduced number of interconnections,
as well as reduced number of active devices inside a chip, as com-
pared to the binary logic. MVL modules have been applied to binary
logic ICs to improve the performance of CMOS technologies. For in-
stance, employing an eﬃcient MVL implementation for a signed 32-
bits multiplier compared to its fastest binary equivalent can lessen
chip area and power consumption more than 50% [6]. Moreover, by
utilizing multiple-valued logic, serial and serial–parallel arithmet-
ic operations can be carried out faster [5].
Considering different MVL systems, using radix e (e = 2.718. . .)
results in the most eﬃcient design of the digital systems. Never-
theless, because of the restriction on hardware implementation,
designers are restricted to use natural numbers as the bases for
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calculations. As a result, themost eﬃcientMVL system, which results
in lower cost and complexity than binary, is the ternary logic [9].
Full Adder is deﬁnitely the most important circuit among the
various processing elements used in a microprocessor. Perfor-
mance improvement of signal processors mainly depends on the
development of adder circuits. Therefore designing an eﬃcient
CNTFET-based quaternary full adder cell supporting all the possi-
ble logic values for the near future non-silicon non-binary integrated
circuits and systems can be more of an interest.
Full Adder is deﬁnitely the most important arithmetic module
used in amicroprocessor. Hence, performance improvement of signal
processors mainly depends on the development of eﬃcient adder
circuits. In addition, serial addition can be better for low-energy ap-
plications and leads to a considerable hardware eﬃciency.
According to the aforementioned discussions, designing an ef-
ﬁcient CNTFET-based ternary serial adder for the near future non-
silicon non-binary integrated circuits and systems can be more of
an interest. In this paper, an eﬃcient ternary serial adder is pro-
posed using CNTFET.
The rest of the paper is organized as follows: Sections 2 and 3
brieﬂy review the CNTFET nanodevice and ternary logic, respec-
tively. The proposed design is described in Section 4. Section 5
includes the simulation results and ﬁnally Section 6 concludes the
paper.
2. A brief overview of the CNTFET nanodevice
Carbon Nanotube (CNT) was discovered in 1991 by S. Iijima. CNT
is a nano-scale tube which is made up of rolled sheet of graphene.
CNT falls into two categories, multi-wall (MWCNT) and single-
wall (SWCNT). A MWCNT is composed of more than one cylinder
while a SWCNT is a single cylinder. A SWCNT could be a semicon-
ductor or a conductor, depending on its chirality vector. The chirality
vector is the wrapping vector that the graphene sheet is consid-
ered to be rolled up along and is deﬁned by (n1, n2) indices. They
determine the arrangement angle of the carbon atoms along the
nanotube. If n1 − n2 ≠ 3k (k ∈ Z), the SWCNT is a semiconductor and
otherwise it is metallic. Semiconducting SWCNTs can be used as the
channel of the CNTFET device [10–12]. Fig. 1a illustrates a general
structure of a CNTFET device.
Unlike the silicon MOSFET, p-type and n-type CNTFETs have the
same carrier mobility (μn = μp) and hence the same drive current
capability [10]. This unique characteristic of the CNTFET device is
very signiﬁcant for simplifying the design and transistor sizing pro-
cedures of complex CNTFET-based circuits.
Another great advantage of the CNTFET nanodevice in compar-
ison with the nanoscale MOSFET is its I–V characteristics which are
similar to well-tempered classic MOSFET devices. In addition, similar
to a MOSFET, a CNTFET also has a threshold voltage, which is the
voltage required for turning on the device via the gate. Adapting
threshold voltage of a CNTFET just by changing the diameter of its
CNTs makes it more ﬂexible than MOSFET for designing digital cir-
cuits and also very appropriate for designing multi-Vt circuits. The
threshold voltage of a CNTFET is approximately considered as the
half bandgap and can be calculated by equation (1) [10].
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where a (≃0.249 nm) is the carbon to carbon atomic distance, Vπ
(≃3.033 eV) is the carbon π–π bond energy in the tight bonding
model, e is the unit electron charge and DCNT is the diameter of CNTs,
which is calculated by equation (2) [10].
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It can be inferred from equations (1) and (2) that by changing
the diameter and the wrapping vector of a CNT, which is deﬁned
by its chirality indices (n1, n2), the bandgap of CNT and threshold
voltage of CNTFET can be modiﬁed.
It is worth pointing out that various useful and operational so-
lutions have already been presented in the literature for growing
CNTs with a deﬁned chirality and implementing the desired thresh-
old voltage for multi-tube CNTFETs [13–15].
Three distinct forms of CNTFET devices have been already in-
troduced in the literature. Schottky Barrier (SB) CNTFET is the ﬁrst
one (Fig. 1b), a tunneling device operating in the rules of direct tun-
neling through a SB at the source–channel junction. Due to its
fabrication, which uses direct contact between the semiconductor
CNT and themetal, it has a SB at the CNT–metal junction that causes
Fig. 1. CNTFET. (a) Detail structure of MOSFET-like CNTFET. (b-d) Three different types of CNTFET.
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limitation for the transconductance of the CNTFET in the ON state
and degrades of current delivery capability in it. In an effort to fab-
ricate CNTFETs which would operate like normal MOSFETs but with
superior performance, heavily-doped source and drain CNT regions
have been generated and the ﬁeld-effect and unipolar characteris-
tics have been reached. The absence of SB in source–channel junction
and consequently higher ON current is determined as themainmerit
of this kind of CNTFET, named MOSFET-like CNTFET (Fig. 1c). Ac-
cording to the mentioned facts, the MOSFET-like CNTFETs are better
suited for ultra-high-speed digital applications. Another kind of
CNTFET, called the band-to-band tunneling CNTFET (T-CNTFET)
(Fig. 1d), has low ON currents but super cut-off characteristics and
is very suitable for subthreshold applications [16,17].
The above-mentioned pros and cons of distinctive types of
CNTFETs and remarkable similarities betweenMOSFET-like CNTFETs
andMOSFETs in terms of the operation and intrinsic attributes, have
made them the best option in this paper for designing the pro-
posed circuits.
3. A review of the ternary logic
Ternary logic as one of the MVL families that considers three
allowed signiﬁcant logic values represented with “0”, “1” and “2”
symbols which are equivalent to voltages around 0 V, ½ VDD, and
VDD voltage values. Three different forms, negative, standard and pos-
itive logics, can be deﬁned in ternary logic. The basic logic operators
in ternary logic are NOT, minimum and maximum. A ternary in-
verter, with the input a and Noti(a) output, operates based on the
following equation:
Not a
i if a
a if ai
( ) = =
− ≠
⎧⎨⎩
1
2 1
(3)
By choosing the logic values 0, 1 and 2 for i, a ternary inverter
can be negative ternary inverter (NTI), standard ternary inverter (STI)
and positive ternary inverter (PTI), respectively.
The most fundamental ternary arithmetic block is the 1-trit
ternary full adder circuit. The truth table of a ternary full adder with
A, B, Cin (input carry) inputs and Sum and Cout (output carry) outputs
is shown in Table 1.
Many efforts have been made to implement the ternary logic
and arithmetic operations. Using MOSFET technology, numerous
types of CMOS-based MVL circuits have been proposed in the
literature [18–21]. However, they undergo many shortcomings
such as requiring ohmic resistors, employ multiple supply volt-
ages, high static power dissipation and using depletion-mode
MOSFETs which signiﬁcantly restrict their suitability for the modern
technologies.
In the recent years, advanced CNTFET-based ternary logical and
arithmetic circuits have also been presented in the literature. A
number of CNFET based circuits have been represented in Refer-
ence 6. In spite of the advantages of utilizing CNTFET transistors,
they use large ohmic resistors that are challenging to be em-
ployed on-chip and integrated with CNTFETs and also cause space
wastage and of performance degradation. To overcome the above-
mentioned problems, other ternary logical and arithmetic circuits
have been proposed in References 3 and 5 in which P-CNTFET active
loads have been used instead of large ohmic resistors. This tech-
nique leads to a better integration, higher speed, less area overhead,
in comparison with the conventional CNTFET-based ternary cir-
cuits of Reference 6.
In Reference 22 a ternary full adder has been presented based
on two cascaded ternary half adder (THA) cells (Fig. 2a) and a carry
generator unit (Fig. 2b). The ﬁrst THA adds two input operands (A
and B) and the result (H) is subsequently transferred to the second
THA to generate the sum signal and is also fed to the carry gener-
ator unit. In the second THA the result of A + B (denoted as H) is
added to the input carry (C), which results in the sum signal. In ad-
dition, in the carry generation unit the output carry is produced
based on the full adder inputs and the H signal. This design re-
quires 88 transistors and additional transistors are required to
Table 1
Truth table of a ternary full adder cell.
∑ = + +in A B Cin Cout Cout sum sum
0 0 2 0 2
1 0 2 1 1
2 0 2 2 0
3 1 1 0 2
4 1 1 1 1
5 1 1 2 0
6 2 0 0 2
Fig. 2. The ternary full adder presented in Reference 22. (a) The sum generator module. (b) The carry generator module.
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generate the required complemented input signals if they are not
available.
Another full adder cell consists of two parts to generate the sum
and carry signals have been presented in Reference 23, which is
shown in Fig. 3. Two ternary values and the carry of the previous
stage are added and then the sum and carry values are produced.
This ternary full adder has two separate parts which are a sum gen-
erator circuit (Fig. 3a) and a carry generator circuit (Fig. 3b). In this
design logic “1” is produced based on resistive voltage divisions by
utilizing diode connected p-type and n-type CNTFETs. This ternary
full adder employs 114 transistors and additional transistors are
needed to produce the required complemented input signals if they
are not available.
4. The proposed CNTFET-based serial adder
One of the momentous ternary arithmetic circuits, ternary serial
adder cell, is a digital circuit that can add every two arbitrary large
numbers using a single full adder and a ﬂip ﬂop. A schematic diagram
of a ternary serial adder consisting a ternary full adder and a ternary
D-ﬂip ﬂop is shown in Fig. 4.
Since the carry-out of the full adder becomes the carry-in of the
full adder on the next operation, a D-ﬂip ﬂop is used to save the
carrier signal.
According to the truth table of ternary full adder, given in Table 2,
equation (3) is concluded [17]:
in A B C C Sumin out∑ = + + = +3 (4)
Dividing both sides of it by 3 results:
in
C
Sum
out
∑
= +
3 3
(5)
Using ﬂoor function with ⎣⎦ symbol which returns the integer
part of every quantity and the fact that in ternary logic 0
3
1≤ <Sum
and C Nout ∈{ }, 0 , value of Cout is deﬁned by equation (6):
C
in
out =
∑⎢
⎣⎢
⎥
⎦⎥3 (6)
As C Cout out= 2- , by replacing Cout with the mentioned relation in
equation (3), Sum is calculated as follows:
Sum in Cout= +∑ 3 6- (7)
The ternary full adder of Reference 17, generating Sum and Cout
signals based on equations (6) and (7), is utilized as the building
block of the proposed ternary serial adder. The schematic of the basic
proposed design for ternary serial adder is shown in Fig. 5. Both of
the sum and Cout generator modules in this design are made up based
on a capacitor-based scaled analog summation plus a ternary buffer
which includes two ternary inverters [3]. The ternary buffer is indeed
two cascaded ternary inverters, in which the ﬁrst inverter is the
threshold detector block for implementing the ﬂoor function and
the second one is a standard ternary inverter that produces the signal
Cout from the generated Cout . It is also noteworthy that the thresh-
olds of the ternary threshold detector circuit can be adjusted by
choosing proper threshold voltages for its binary CNTFET-based in-
verters which is exactly equivalent to adopting proper diameters
for the channels of the CNTFETs according to equation (1). It is note-
worthy that in order to improve the performance and eﬃciency of
the proposed serial adder, the number of required distinct diam-
eters is reduced as compared to the full adder presented in Reference
17.
Another part of the proposed serial adder is a D-ﬂip ﬂop which
includes four ternary inverters and four transmission gates and has
32 transistors. This static ternary ﬂip-ﬂop structure is designed based
on standard ternary inverters and do not require any additional
supply voltage.
Every carry-out number generated by the full adder
remains in the ﬂip ﬂop for one clock cycle and then in the next
cycle adds to the two other inputs as one of the inputs of the full
adder.
Since, in the full adder sum and Cout signals are obtained from
Sum and Cout and due to existence of ternary inverters in the
D-ﬂip ﬂop structure, the fragment that is producing Cout from Cout
can be omitted. Then, in order to reach valid output, expected
yield should be achieved at the point which is shown in Fig. 6. As
a result, in ensuing action to advance the proposed design, in
ultimate design, demonstrated in Fig. 6, one of the sixmajormodules
creating serial adder has been omitted and therefore the number
of transistors has been reduced to only 55 transistors. As a result,
the proposed design provides outstanding function which substan-
tially reduces the number of transistors and enhances the speed
and energy eﬃciency.
5. Simulation results and comparison
The serial adders, including the proposed circuit and the ternary
serial adders based on the state-of-the-art designs of References
22 and 23 are simulated at 0.9 V supply voltage using Synopsys
HSPICE 2008 and the Stanford comprehensive SPICE model for
CNTFET including nonidealities at 32 nm technology [17]. This
standard model has been designed for unipolar enhancement-
mode MOSFET-like CNTFET devices, in which each transistor may
include one or more CNTs as its channel. This model also consid-
ers a realistic, circuit-compatible CNTFET structure and includes
practical device nonidealities, parasitics, Schottky-barrier effects
at the contacts, inter-CNT charge screening effects, doped source–
drain extension regions, scattering (nonideal near-ballistic transport),
back-gate (substrate bias) effect and Source/Drain, and Gate resis-
tances and capacitances. Furthermore the model embraces a
complete transcapacitance network for more precise transient
and dynamic performance simulations. The parameters of the
CNTFET model and their values, with brief descriptions, are shown
in Table 2.
The transient response of the proposed ternary serial adder is
demonstrated in Fig. 7 which indicates the correct operation of
the proposed design. It is worth pointing out that the output
glitches, which occur only when the inputs change, will not be
Table 2
Important parameters of the CNTFET model.
Parameter Value
Physical channel length 32 nm
The mean free path in the intrinsic CNT 100 nm
The length of doped CNT drain-side region 32 nm
The length of doped CNT source-side region 32 nm
The mean free path in p+/n+ doped CNT 15 nm
The distance between the centers of two adjacent CNTs withi
n the same gate
≤30 nm
Sub-lithographic pitch 4 nm
The thickness of high-k top gate dielectric 4 nm
The dielectric constant of high-k top gate dielectric material
(HfO2)
16
The dielectric constant of substrate (SiO2) 4
The coupling capacitance between the channel region and the
substrate (SiO2)
40 aF/μm
The Fermi level of the doped S/D CNT 6 eV
The work function of S/D metal contacts 4.6 eV
CNT work function 4.5 eV
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Fig. 3. The ternary full adder presented in Reference 23. (a) The sum generator module. (b) The carry generator module.
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passed to the next stage in a serial adder. This is due to the fact
that the clock changes after the output becomes stabilized and
the ﬂip-ﬂop of the next shift register will capture the intended
output value.
The comparison of the ternary serial adders can be carried out
based on the results given in Table 3. According to the results of
Table 3, the proposed design method of ternary serial adders leads
to a considerable reduction in the number of required devices and
the hardware eﬃciency. In addition, the proposed serial adder has
lower delay and PDPmainly due to its shorter critical paths and con-
siderably lower number of transistors.
6. Conclusion
A new eﬃcient ternary serial adder has been proposed based
on carbon nanotube FETs. The proposed circuit has been designed
based on multi-Vt CNTFET nanodevices and makes beneﬁt from
distinctive characteristics of CNTFET such as the capability of
setting the desired threshold voltage by varying the diameters of
the nanotubes and same carrier mobility for the n-type and
p-type devices. The proposed design considerably reduces the
number of devices required for designing a ternary serial adder.
The proposed ternary serial adder has been simulated using
Synopsys HSPICE with 32 nm CNTFET technology, which validates
its correct operation. The simulation results have conﬁrmed im-
provements in terms of delay and PDP as compared to the other
Ternary
Full-Adder
A
B Sum
CoutCin
Ternary   
D-flip flop
Fig. 4. Schematic diagram of a ternary serial adder.
Table 3
Comparison of the ternary serial adders.
Designs Delay (ps) Power (μW) PDP (fJ) Number of
devices
Proposed serial adder 200.17 28.49 5.702 55
Serial adder based on
Reference 22
292.43 22.44 6.562 120
Serial adder based on
Reference 23
307.01 24.64 7.564 146
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Fig. 5. The proposed basic design of ternary serial adder (the values of diameters are in nanometers).
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advanced CNTFET-based ternary serial adders previously pre-
sented in the literature.
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